A New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer
Authors
Abstract:
Class-AB circuits, which are able to deal with currents several orders of magnitude larger than their quiescent current, are good candidates for low-power and high slew-rate analog design. This paper presents a novel topology of a class AB flipped voltage follower (FVF) that has better slew rate and the same power consumption as the conventional class-AB FVF buffer previously presented in literature. It is thus suitable for low-voltage and low-power stages requiring low bias currents. These buffers have been simulated using 0.5µm CMOS Technology models provided by IBM. The buffer consumes 20µA from a 0.9V supply and has a bandwidth of 50MHz with a 18pF load. It has a slew rate of 9.8V/µs and power consumption of 42µw
similar resources
A new compact low-power high slew rate class AB CMOS buffer
In this paper a new compact CMOS class AB buffer is presented. Its simple implementation relies on the use of the Flipped Voltage Follower (FVF) [ I ] . Simulation results from a 0.35 pm CMOS technology are presented that prove the operating principle under low-power conditions. This buffer can also find application in testing of analog CMOS VLSI circuits, as the input capacitance can be very l...
full textCompact Low-power High Slew-rate Cmos Buffer Amplifier with Power Gating Technique
A qualitative analysis of different parameters such as Phase noise, Slew rate and tranconductance by using power gating reduction technique is presented. The circuit achieves the large driving capability by employing simple comparators to sense the transients of the input to turn on the output stages, which are statically off in the stable state. The effect of the different number of transistor...
full textA Novel Low Voltage, Low Power and High Gain Operational Amplifier Using Negative Resistance and Self Cascode Transistors
In this work a low power, low voltage and high gain operational amplifier is proposed. For this purpose a negative resistance structure is used in parallel with output to improve the achievable gain. Because of using self cascode transistors in the output, the proposed structure remains approximately constant in a relatively large output voltage swing causing an invariable gain. To evaluate the...
full textA Rail-to-rail High Speed Class-ab Cmos Buffer with Low Power and Enhanced Slew Rate
A rail-to-rail class-AB CMOS buffer is proposed in this paper to drive large capacitive loads. A new technique is used to reduce the leakage power of class-AB CMOS buffer circuits without affecting dynamic power dissipation .The name of applied technique is LECTOR, which gives the high speed buffer with the reduced low power dissipation (1.05%) and reduced area (2.8%). The proposed buffer is si...
full textLow Power CMOS Off-Chip Drivers with Slew-rate Difference
This paper proposes an approach to reduce the short circuit current of CMOS off-chip drivers by individually controlling the input slew rates to the P and N channel transistors that drive the output pad. The slew rates are deliberately designed such that the N(P) transistor at the output stage will be turned off faster than the P(N) transistor is turned on for low-to-high (highto-low) output tr...
full textA Low Power Low Voltage High Performance CMOS Current Mirror
The current mirrors are one of the most important circuits in designing the analog and mixed-mode circuit. A low power and low voltage high-performance CMOS current mirror with optimized input and output resistance are presented in this paper. SPICE simulations confirm the high-performance CMOS current mirror with power supply close to the threshold voltage of the transistor. In this paper, for...
full textMy Resources
Journal title
volume 10 issue 1
pages 38- 44
publication date 2014-03
By following a journal you will be notified via email when a new issue of this journal is published.
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023